Abstract -A 2.4/5.7-GHz dual-band dual-conversion downconverter is demonstrated using 0.35-Pm SiGe heterojunction bipolar transistor (HBT) technology. This downconverter employs a complex dual-conversion system and a complex filter to reject the first and second image signals, respectively. The LO 1 frequency is 2.5 times the LO 2 frequency and is generated by a divide-by-two divider, a frequency doubler and a single-sideband up-converter. As a result, the correlated LO signals maintain excellent image-rejection performance of the dual-conversion system while only one LO input is needed. The downconverter achieves a 40/39-dB image-rejection ratio of the first image and a 44/46-dB image-rejection ratio of the second image for 2.4/5.7-GHz modes, respectively.
I. INTRODUCTION
Compared with two (or multiple)-separate-system solutions for multi-band applications, the dual-band (or multi-band) reconfigurable system has a relatively high integration level. For dual-band transceivers, the direct-conversion architectures were demonstrated [1] - [4] . Besides, some dual-band dualconversion systems were demonstrated while the signal was down-converted to baseband (IF 2 =0) at the second stage; thus, there is no second image problem [5] but the flicker noise and dc offset problems arise and need more efforts to solve [6] - [7] . Most of these zero-IF multi-band receivers require more than one local oscillator [1] - [3] . Since IF 2 =0, it is difficult to use one VCO covering both bands. The extra VCO may cause substrate cross-talk and spurious signals.
In this paper, a 2.4/5.7-GHz dual-band low-IF system for WLAN 802.11 a/g applications is demonstrated. Since the low-IF architecture keeps the IF frequency flexible, the LO 1 and LO 2 can be set as a fractional multiple of each other. Thus, the LO 1 frequency is 2.5 times the LO 2 frequency in this work and thus only one LO signal source is needed. Besides, correlated LO signals can maintain an excellent imagerejection performance as long as phase errors at the first and second LO differential-quadrature signals are the same [8] .
The dual-conversion low-IF system of this work combines the Weaver architecture [8] - [10] and Hartley architecture [11] . The former is a complex dual-conversion topology that removes the image signal by a frequency-shifting mechanism while the latter is a complex down-conversion with a complex poly-phase filter to remove the image. In a complex mixer topology, the signal spectrum shifts in one way, either upwards or downwards, as long as the LO signal is perfectly quadrature [9] . As a result, different polarities of the LO signal result in different operating modes.
The demonstrated dual-band system performs excellent image-rejection performance because the double-quadrature system of the second stage has much immunity of an amplitude/phase error not only from a signal imbalance but also from device mismatches in the mixers.
II. CIRCUIT DESIGN
The block diagram of the 2.4/5.7-GHz dual-band dualconversion downconverter is shown in Fig. 1 . This circuitry consists of a single-quadrature system (two mixers) at the first stage, a double-quadrature system (four mixers) at the following stage and an LO generator generating differentialquadrature signals of LO 1 and LO 2 . An active Gilbert mixer is employed in both the first-and second-stage mixers for its advantages of a higher gain and a lower LO power requirement. Besides, the first-stage mixer is a micromixer topology [12] consisting of common-emitter and commonbase configurations at the input stage; thus, the balanced output and wideband matching can be easily achieved.
The frequency multiplier with a multiple of 2.5 consists of a frequency doubler (×2) and a frequency divider (÷2). After the mixing operation of a single-sideband (SSB) up-converter, the LO 1 (2.5×LO 2 ) signal is thus generated. Both differentialquadrature signals of the LO 1 and LO 2 are generated by a twosection poly-phase filter with the center frequency of 4.05 and 1.62 GHz, respectively. Figure 2 (a) shows the block diagram of the static divider consisting of two D-latches realized by emitter-coupled logic. The schematic of the D-latch, consisting of the sample and hold stages, is shown in Fig. 2(b) . Instead of using a simple cross-coupled pair, the commoncollector configuration is inserted into the positive feedback loop at the hold stage to achieve a wider output swing and a higher achievable operating frequency.
Figure 3(a) shows the function block of the multiplier while the schematic of the multiplier is shown in Fig. 3(b) . If f 1 f 2 , the multiplier is an SSB up-converter while the (f 1 f 2 ) frequency component is cancelled if the two input signals have a perfect quadrature phase. On the other hand, if f 1 = f 2 = f 0 , the circuit becomes a frequency doubler with the output frequency of 2f 0 .
In the complex mixer topology of the first stage, the mixing operation leads to the frequency spectrum right-shifting, i.e., f IF1 =(f RF )+f LO1 , if the differential-quadrature LO 1 has the positive output sequence (0º, 90º, 180º and 270º). On the other hand, if the polarity of the LO 1 is reversed, the output spectrum is left-shifting, i.e., f IF =f RF f LO1 . By setting the LO 1 frequency at 4.05 GHz, halfway between 2.4 GHz and 5.7 GHz, the 2.4-GHz receiving mode employs a positive LO 1 sequence (0º, 90º, 180º and 270º) while the 5.7-GHz receiving mode employs a negative LO 1 sequence (0º, 270º, 180º and 90º). As a result, the outputs at the first stage are both downconverted to 1.65 GHz with positive I/Q output sequence when the desired signal is received for both modes. Therefore, the dual-band operation can be achieved. The schematic of the switch of the I/Q signal polarity is shown in Fig. 4 . When (S 1 ,S 2 )=(L,H), the 5.7-GHz band is selected. On the other hand, the 2.4-GHz band is chosen if (S 1 ,S 2 )=(H,L). Figure 5 shows the microphoto of the 2.4/5.7-GHz dualband dual-conversion downconverter with correlated LO signal generators and the die size is 1.63x1.52 mm 2 . On-wafer measurement is employed for the RF performance. The total power consumption is 198 mW at a 3.3-V supply. Figure 6 shows the conversion gain (CG) and the single-sideband noise 2218-E-009-008-MY3, by the Ministry of Economic Affairs of Taiwan under contract number 96-EC-17-A-05-S1-020, and by MoE ATU Program under contract number 95W803. The authors would like to thank National Chip Implementation Center (CIC) for technical support. 
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